A novel design and control strategy of DVR for fault current mitigation
by Sheena Latif; J.S. Savier
International Journal of Power Electronics (IJPELEC), Vol. 13, No. 2, 2021

Abstract: This paper proposes an innovative topology and control algorithm of dynamic voltage restorer (DVR) for limiting the fault current in a grid connected power system. The method takes into account the effect of both balanced and unbalanced fault conditions affecting sensitive loads. The DVR acts as a voltage restorer during voltage sag conditions and as a fault current limiter during fault conditions. The fault current limiting (FCL) mode of DVR is analysed with two topologies, one with conventional crow bar switches and the other with out of phase DVR (OPDVR) in which an out of phase series voltage is injected into the grid. Analysis of the method is carried out in MATLAB/Simulink environment. The results obtained with the proposed method indicate that OPDVR has better performance as compared with the conventional FCLDVR mode of operation.

Online publication date: Mon, 15-Feb-2021

The full text of this article is only available to individual subscribers or to users at subscribing institutions.

 
Existing subscribers:
Go to Inderscience Online Journals to access the Full Text of this article.

Pay per view:
If you are not a subscriber and you just want to read the full contents of this article, buy online access here.

Complimentary Subscribers, Editors or Members of the Editorial Board of the International Journal of Power Electronics (IJPELEC):
Login with your Inderscience username and password:

Username:        Password:          Forgotten your password?

Want to subscribe?
A subscription gives you complete access to all articles in the current issue, as well as to all articles in the previous three years (where applicable). See our Orders page to subscribe.

If you still need assistance, please email subs@inderscience.com