Hardware implementation of approximate multipliers for signal processing applications
by E. Konguvel; I. Hariharan; R. Sujatha; M. Kannan
International Journal of Wireless and Mobile Computing (IJWMC), Vol. 23, No. 3/4, 2022

Abstract: Multiplication is a complex and substantial arithmetic task involved in signal processing applications. The hardware complexity of the multiplier is always high when compared with any other arithmetic operation. Approximate multiplication is a common operation used in many signal processing applications for improved performance and low-power computation. The proposed approximate multiplier design is based on the approximate 4-2 compressor and self-error recovery technique. A small modification of the truth table entries in the approximate 4-2 compressor shows performance improvement at a small cost of accuracy. The designed multiplier promises to have improved performance when compared with the earlier approximate designs. The computational errors arising because of this multiplication approximation can be considered as trade-off for the significant gains in power and area.

Online publication date: Mon, 12-Dec-2022

The full text of this article is only available to individual subscribers or to users at subscribing institutions.

 
Existing subscribers:
Go to Inderscience Online Journals to access the Full Text of this article.

Pay per view:
If you are not a subscriber and you just want to read the full contents of this article, buy online access here.

Complimentary Subscribers, Editors or Members of the Editorial Board of the International Journal of Wireless and Mobile Computing (IJWMC):
Login with your Inderscience username and password:

Username:        Password:          Forgotten your password?

Want to subscribe?
A subscription gives you complete access to all articles in the current issue, as well as to all articles in the previous three years (where applicable). See our Orders page to subscribe.

If you still need assistance, please email subs@inderscience.com