Design and simulation of logic gates using single electron transistors at room temperature Online publication date: Wed, 14-Mar-2007
by Aranggan Venkataratnam, Ashok K. Goel
International Journal of Computational Science and Engineering (IJCSE), Vol. 2, No. 3/4, 2006
Abstract: The Single Electron Transistor (SET) is a nanoscale three terminal device that provides current conduction characteristics comparable to a MOSFET and can be used for developing nanoscale logic circuits. In this paper, we have determined the design parameters of an SET to observe current oscillations at room temperature. These parameters have been used to design SET-based logic gates for room temperature operation. The circuit architectures of the proposed SET-based logic gates are identical to the corresponding CMOS gates. Complementary operations of an SET as n- and p-type devices were achieved by controlling the charge on the SET island by using the appropriate tuning gate voltages. We have proposed room temperature designs for the NOT, NOR, NAND, And-Or-Invert (AOI) and Or-And-Invert (OAI) gates. Their operations have been verified by simulations with a SPICE package which includes the SET-SPICE model.
Existing subscribers:
Go to Inderscience Online Journals to access the Full Text of this article.
If you are not a subscriber and you just want to read the full contents of this article, buy online access here.Complimentary Subscribers, Editors or Members of the Editorial Board of the International Journal of Computational Science and Engineering (IJCSE):
Login with your Inderscience username and password:
Want to subscribe?
A subscription gives you complete access to all articles in the current issue, as well as to all articles in the previous three years (where applicable). See our Orders page to subscribe.
If you still need assistance, please email subs@inderscience.com
Our Blog 
Follow us on Twitter 
Visit us on Facebook