Synthesis and evaluation of structure of CAM memory by QCA computing technique Online publication date: Mon, 04-Dec-2023
by Nirupma Pathak; Neeraj Kumar Misra; Santosh Kumar
International Journal of Computational Science and Engineering (IJCSE), Vol. 26, No. 6, 2023
Abstract: The lithographically based CMOS technology revolutions of the past few years are long behind us, but the technology used in today's microelectronics faces significant challenges in terms of speed, area, and power consumption. In the domain of QCA, the aim of this article is to design a novel CAM memory. This article deals with the compact structure of the novel CAM memory, which is based on GDI-CMOS and QCA technology, respectively. Compared with the recently reported designs in the literature, it is observed that the area, latency, majority gate, and cell count of the proposed CAM are decreased by more than 78.57%, 50%, 40%, and 67%, respectively. In addition to this, the clock delay of the CAM cell design is less than the other results that have been reported. This cutting-edge QCA-based CAM structure is not only one of a kind but also very cost-effective in today's nano-devices. This CAM design that has been proposed improves performance while also making the use of modern device development simpler and more cost-effective.
Existing subscribers:
Go to Inderscience Online Journals to access the Full Text of this article.
If you are not a subscriber and you just want to read the full contents of this article, buy online access here.Complimentary Subscribers, Editors or Members of the Editorial Board of the International Journal of Computational Science and Engineering (IJCSE):
Login with your Inderscience username and password:
Want to subscribe?
A subscription gives you complete access to all articles in the current issue, as well as to all articles in the previous three years (where applicable). See our Orders page to subscribe.
If you still need assistance, please email subs@inderscience.com