Numerical simulation approach on stress and strain for chip scale package under thermal cycling
by Yang Ping, Wei Li
International Journal of Manufacturing Technology and Management (IJMTM), Vol. 18, No. 3, 2009

Abstract: In this paper, a two dimensional with one-half of cross-section model and a three dimensional with one-fourth of whole package model were built respectively to simulate the thermal stress and strain of CSP-SOC. The simulation results show the maximum deformation of the whole package occurs in PCB and the maximum stress and strain occurs in the outer solder balls. In the mean time, it is found that the maximum elastic strain exists in the interface of the solder balls and PCB, but the minimum strain exists in the underfill tape, the whole package stress occurs in the edge area of chip.

Online publication date: Tue, 09-Jun-2009

The full text of this article is only available to individual subscribers or to users at subscribing institutions.

 
Existing subscribers:
Go to Inderscience Online Journals to access the Full Text of this article.

Pay per view:
If you are not a subscriber and you just want to read the full contents of this article, buy online access here.

Complimentary Subscribers, Editors or Members of the Editorial Board of the International Journal of Manufacturing Technology and Management (IJMTM):
Login with your Inderscience username and password:

Username:        Password:          Forgotten your password?

Want to subscribe?
A subscription gives you complete access to all articles in the current issue, as well as to all articles in the previous three years (where applicable). See our Orders page to subscribe.

If you still need assistance, please email subs@inderscience.com