CMOS readout circuit for piezo-resistive accelerometer
by Mingyuan Ren; Chunxiang Zhang
International Journal of Simulation and Process Modelling (IJSPM), Vol. 7, No. 1/2, 2012

Abstract: A novel low power CMOS interface circuit for piezo-resistive accelerometer is presented, which is based on successive approximation. The interface circuit which can calibrate sensor's zero offset includes amplifier, accumulator, comparator, bidirectional reversible counter, latch, start control logic, and D/A converter. The power of counter and comparer is cut off by start control logic after auto-zeroing to further reduce power dissipation. When the circuit gain is 500 and the input zero offset is 500 mV, the zero offset is 143.5 mV through the first stage of the interface circuit. Through the second stage of the interface circuit the zero offset is 1.9 mV, therefore, the interface circuit calibrates sensor's zero offset successfully. The circuit is implemented in 0.5 µm CMOS process, the testing results indicate that the max auto-zeroing voltage is 500 mV, the resolution is 4 mV, and the power consumption is 4.62 mW.

Online publication date: Sat, 15-Nov-2014

The full text of this article is only available to individual subscribers or to users at subscribing institutions.

 
Existing subscribers:
Go to Inderscience Online Journals to access the Full Text of this article.

Pay per view:
If you are not a subscriber and you just want to read the full contents of this article, buy online access here.

Complimentary Subscribers, Editors or Members of the Editorial Board of the International Journal of Simulation and Process Modelling (IJSPM):
Login with your Inderscience username and password:

Username:        Password:          Forgotten your password?

Want to subscribe?
A subscription gives you complete access to all articles in the current issue, as well as to all articles in the previous three years (where applicable). See our Orders page to subscribe.

If you still need assistance, please email subs@inderscience.com