Towards an FPGA implementation and performance evaluation of a digital carrier synchronizer with a portable emulation environment Online publication date: Tue, 30-Oct-2012
by Asif Iqbal Ahmed; Sayed Hafizur Rahman; Otmane Ait-Mohamed; Sa'ed Abed
International Journal of Computer Applications in Technology (IJCAT), Vol. 45, No. 1, 2012
Abstract: The work addresses the implementation and performance analysis of a Digital Carrier Synchronizer (DCS), which is a Phase-Locked Loop (PLL), realized using digital circuits. The DCS function is heavily dependent on the Numerically Controlled Oscillator (NCO) and the Loop Filter (LF). The paper examines the performance of two different NCOs and LFs realisation in DCS for modem application. The methods presented are Look Up Table (LUT) and Xilinx ROM based NCO for 1st order and 2nd order based LF. We also developed a mathematical model of DCS and analyzed the performance based on stability, locking-time and tracking range. We propose a synthesizable and portable FPGA emulation environment of a DCS. Moreover, we have developed the DCS architecture with respect to a frequency based mathematical model. Finally, our emulation technique is not only involved with the DCS but also can be customized for any data synchronization system that respects the mathematical model.
Existing subscribers:
Go to Inderscience Online Journals to access the Full Text of this article.
If you are not a subscriber and you just want to read the full contents of this article, buy online access here.Complimentary Subscribers, Editors or Members of the Editorial Board of the International Journal of Computer Applications in Technology (IJCAT):
Login with your Inderscience username and password:
Want to subscribe?
A subscription gives you complete access to all articles in the current issue, as well as to all articles in the previous three years (where applicable). See our Orders page to subscribe.
If you still need assistance, please email subs@inderscience.com