Multiple logic styles for low power 4:1 multiplexer in 45 nm technology Online publication date: Wed, 08-Jul-2015
by Meenakshi Mishra; Shyam Akashe
International Journal of Signal and Imaging Systems Engineering (IJSISE), Vol. 8, No. 3, 2015
Abstract: Complementary Metal Oxide Semiconductor (CMOS) memory elements and data control structures consists of multiplexer as the basic components. The low-power consumption is one of the most important concerns of the system design. Different styles for low power designs in high speed applications have been developed. In this paper, the multiple logic styles are used to design a low power 4:1 Multiplexer (MUX). The leakage current, power consumption, delay and transistor count are compared for different logic styles of 4:1 MUX. The transmission gate multiplexer consumes low power compared with respect to other logic styles. Static MUX consists of the more transistors in compare to the NMOS MUX. The outcome represents that NMOS pass transistor logic multiplexer performs the task with minimal delay and minimum power consumption with fewer numbers of transistors. The designed circuit is realised in 45 nm technology, from a 0.7 V supply voltage under 27°C.
Existing subscribers:
Go to Inderscience Online Journals to access the Full Text of this article.
If you are not a subscriber and you just want to read the full contents of this article, buy online access here.Complimentary Subscribers, Editors or Members of the Editorial Board of the International Journal of Signal and Imaging Systems Engineering (IJSISE):
Login with your Inderscience username and password:
Want to subscribe?
A subscription gives you complete access to all articles in the current issue, as well as to all articles in the previous three years (where applicable). See our Orders page to subscribe.
If you still need assistance, please email subs@inderscience.com
Our Blog 
Follow us on Twitter 
Visit us on Facebook