A FPGA-based state space controller Online publication date: Wed, 28-Nov-2018
by T. Ananthan
International Journal of Automation and Control (IJAAC), Vol. 13, No. 1, 2019
Abstract: For many years digital controllers have been implemented using microprocessors, microcontrollers, digital signal processors etc. Recently, field programmable gate arrays (FPGA) is found to be an alternative because of its high processing speed. In this context, this paper presents the implementation of state space controller (SSC) on FPGA. SSC contains an observer to estimate the system unknown states variables. Matrix multiplications involved in this estimation take most of the computation time of the controller. In order to make SSC much more competent for controlling fast dynamic systems, a new FPGA based parallel architecture is proposed. The reduction in computation time with optimal hardware resources is achieved by developing an efficient multistage matrix multiplication algorithm (MMM). The performance of FPGA-based SSC is validated by implementing it in an inverted pendulum control system. The design is mapped on xilinx virtex-5 FPGA device with a maximum frequency of 449.438MHz.
Existing subscribers:
Go to Inderscience Online Journals to access the Full Text of this article.
If you are not a subscriber and you just want to read the full contents of this article, buy online access here.Complimentary Subscribers, Editors or Members of the Editorial Board of the International Journal of Automation and Control (IJAAC):
Login with your Inderscience username and password:
Want to subscribe?
A subscription gives you complete access to all articles in the current issue, as well as to all articles in the previous three years (where applicable). See our Orders page to subscribe.
If you still need assistance, please email subs@inderscience.com
Our Blog 
Follow us on Twitter 
Visit us on Facebook