Title: Hardware implementation of approximate multipliers for signal processing applications

Authors: E. Konguvel; I. Hariharan; R. Sujatha; M. Kannan

Addresses: School of Electronics Engineering (SENSE), Vellore Institute of Technology (VIT), Vellore, India ' School of Electronics Engineering (SENSE), Vellore Institute of Technology (VIT), Chennai, India ' School of Electronics Engineering (SENSE), Vellore Institute of Technology (VIT), Vellore, India ' Department of Electronics Engineering, MIT Campus, Anna University, Chennai, India

Abstract: Multiplication is a complex and substantial arithmetic task involved in signal processing applications. The hardware complexity of the multiplier is always high when compared with any other arithmetic operation. Approximate multiplication is a common operation used in many signal processing applications for improved performance and low-power computation. The proposed approximate multiplier design is based on the approximate 4-2 compressor and self-error recovery technique. A small modification of the truth table entries in the approximate 4-2 compressor shows performance improvement at a small cost of accuracy. The designed multiplier promises to have improved performance when compared with the earlier approximate designs. The computational errors arising because of this multiplication approximation can be considered as trade-off for the significant gains in power and area.

Keywords: approximate computing; adders; multipliers; hardware; error analysis; VLSI design.

DOI: 10.1504/IJWMC.2022.127595

International Journal of Wireless and Mobile Computing, 2022 Vol.23 No.3/4, pp.302 - 309

Received: 22 Oct 2021
Received in revised form: 17 Mar 2022
Accepted: 11 Apr 2022
Published online: 12 Dec 2022 *

Full-text access for editors Full-text access for subscribers Purchase this article Comment on this article