Title: A new reduced switch count symmetrical and asymmetrical modular topology for multilevel inverters

Authors: M. Anusuya; R. Geetha; M. Ramaswamy

Addresses: Department of Electrical and Electronics Engineering, Annamalai University, India ' Department of Electrical Engineering, Annamalai University, Annamalai Nagar, Tamilnadu, India ' Department of Electrical Engineering, Annamalai University, Annamalai Nagar, Tamilnadu, India

Abstract: The paper proposes two new topologies for single phase multilevel inverters (MLIs) to operate both in the symmetrical and asymmetrical configurations with a view at lowering the number of switching devices in the path for the flow of the current. It involves a mathematical interpretation to determine the magnitude of the voltage sources in an effort to configure the proposed topology in the asymmetrical configuration and obtain higher number of voltage levels. It engages the principles of carrierless pulse width modulation (PWM) for extracting the shape of the output voltage waveform to a nearly sinusoidal form and there by improve the quality of the power delivered to the load. The procedure owes to analyse the operating modes of both the topologies in MATLAB/Simulink platform and includes an experimental prototype to validate the simulation results.

Keywords: multilevel inverters; MLIs; reduced count topologies; hybrid topology; carrierless PWM.

DOI: 10.1504/IJPELEC.2024.136563

International Journal of Power Electronics, 2024 Vol.19 No.2, pp.193 - 220

Received: 14 Oct 2021
Accepted: 04 Jul 2022
Published online: 07 Feb 2024 *

Full-text access for editors Full-text access for subscribers Purchase this article Comment on this article