Title: SEOA-based optimal design of analogue CMOS amplifier circuits

Authors: Soumen Mallick; Rajib Kar; Sakti Prasad Ghoshal; Durbadal Mandal

Addresses: Department of Electronics and Communication Engineering, NIT Durgapur, India ' Department of Electronics and Communication Engineering, NIT Durgapur, India ' Department of Electrical Engineering, NIT Durgapur, India ' Department of Electronics and Communication Engineering, NIT Durgapur, India

Abstract: This paper presents social emotional optimisation algorithm (SEOA) based optimal designs of two analogue CMOS amplifier circuits. In SEOA, human behaviour is organised for attaining superior position in society. The person with the topmost position in society provides the optimal solution in multi-dimensional search space in this virtual world. To earn the supreme position in society through the assistance and rivalry with others not only results in better exploration and exploitation of problem space but also ensures faster convergence to optimal solution. The transistors' sizes are optimised to minimise the total MOS occupied area with better performance parameters of the circuits. The simulation results prove that the efficiency of the proposed SEOA-based approach over DE, harmony search (HS), artificial bee colony (ABC) and PSO in terms of convergence speed, specifications of design parameters and yields the least MOS area with improved gain and lower power dissipation.

Keywords: CMOS; circuit sizing; two-stage op-amp; differential amplifier; social emotional optimisation algorithm; SEOA; evolutionary optimisation techniques; low power design.

DOI: 10.1504/IJBIC.2017.084314

International Journal of Bio-Inspired Computation, 2017 Vol.9 No.4, pp.211 - 225

Received: 10 Mar 2015
Accepted: 31 Mar 2016
Published online: 05 Jun 2017 *

Full-text access for editors Full-text access for subscribers Purchase this article Comment on this article