Article Comments

Contributions from readers on our articles are very welcome. This form will let us retrieve the current data in the database and allows us to consider your comments.

FPGA-based parallel architecture for PID control algorithm and HDL co-simulation
T. Ananthan; M.V. Vaidyan
International Journal of Embedded Systems (IJES), 2013 Vol.5 No.4, pp.239 - 247
18 - 2 =

Thank you for your feedback.

Return to top