A novel approach to design a digital clock triggered modified pulse latch for 16-bit shift register Online publication date: Tue, 01-Sep-2020
by Suraj Pattanaik
International Journal of Intelligent Defence Support Systems (IJIDSS), Vol. 6, No. 1, 2020
Abstract: A low power area reduced clock pulse generator and a modified clock sense pulse latch is proposed for conventional shift register. The proposed clock pulse generator basically based on the inverted inverter delay circuit and a pass transistor logic AND gate circuit. This clock pulse generator and modified clock sense pulse latch consumes low power and low area than other conventional clock pulse generator. Here the clock pulse generator consist of five number of back to back cascaded clock pulse circuit. The pulse generated from the proposed clock pulse generator helps to increase the speed, reduces the area and power of conventional shift register. The clock pulse generator and the modified clock sense pulse latch is designed and tested by the Cadence Virtuoso 180 nm technology. The power consumption for 16-bit shift register is 0.705 mW at 500 MHz clock frequency and 0.395 mW at 100 MHz frequency. The proposed shift register saved 12% area and 19.50% power rather than other conventional shift register.
Existing subscribers:
Go to Inderscience Online Journals to access the Full Text of this article.
If you are not a subscriber and you just want to read the full contents of this article, buy online access here.Complimentary Subscribers, Editors or Members of the Editorial Board of the International Journal of Intelligent Defence Support Systems (IJIDSS):
Login with your Inderscience username and password:
Want to subscribe?
A subscription gives you complete access to all articles in the current issue, as well as to all articles in the previous three years (where applicable). See our Orders page to subscribe.
If you still need assistance, please email subs@inderscience.com
Our Blog 
Follow us on Twitter 
Visit us on Facebook