Design and simulation of LDO circuit Online publication date: Wed, 07-Feb-2024
by Huijing Yang; Runze Lv; Mingyuan Ren
International Journal of Nanomanufacturing (IJNM), Vol. 18, No. 3/4, 2023
Abstract: With the rapid development of portable electronic products, the contradiction between the rapid rise in energy consumption of electronic products and the slow development of battery technology limits the application potential of many electronic devices. Low-power consumption power management chips have become a research hotspot. In this paper, a closed-loop stable LDO circuit structure based on curvature compensation reference is designed using 0.18 μm CMOS process. The designed LDO has high power rejection ratio and small static current, which is suitable for use as a power management chip in portable electronic products.
Existing subscribers:
Go to Inderscience Online Journals to access the Full Text of this article.
If you are not a subscriber and you just want to read the full contents of this article, buy online access here.Complimentary Subscribers, Editors or Members of the Editorial Board of the International Journal of Nanomanufacturing (IJNM):
Login with your Inderscience username and password:
Want to subscribe?
A subscription gives you complete access to all articles in the current issue, as well as to all articles in the previous three years (where applicable). See our Orders page to subscribe.
If you still need assistance, please email subs@inderscience.com