FPGA-based elastic in-circuit debugging for complex digital logic design Online publication date: Mon, 18-Sep-2017
by Fulong Chen; Yunxiang Sun
International Journal of Autonomous and Adaptive Communications Systems (IJAACS), Vol. 10, No. 3, 2017
Abstract: In digital integrated circuit design, the emergence of intellectual property (IP) reuse technology reduces the complexity of system on chip (SoC) design, and makes the SoC have more and more powerful functions. Unfortunately, it also increases the verification difficulty, and extends the whole system design cycle. Aiming at the low efficiency of stimulating mechanism, the difficulty of real-time signal monitoring and non-reusability of module-level verification platform for IP design based on field-programmable gate array (FPGA), we propose a kind of elastic in-circuit debugging method for complex digital logic design so as to optimise the verification process. Based on the extension of traditional IP verification platform, we build the IP in-circuit debugging platform, which has some advantages such as elasticity, configurability, extensibility and humanisation. After verification of multiple IP instances, the results show that the method has strong universality and can improve the efficiency of IP verification.
Existing subscribers:
Go to Inderscience Online Journals to access the Full Text of this article.
If you are not a subscriber and you just want to read the full contents of this article, buy online access here.Complimentary Subscribers, Editors or Members of the Editorial Board of the International Journal of Autonomous and Adaptive Communications Systems (IJAACS):
Login with your Inderscience username and password:
Want to subscribe?
A subscription gives you complete access to all articles in the current issue, as well as to all articles in the previous three years (where applicable). See our Orders page to subscribe.
If you still need assistance, please email subs@inderscience.com
Our Blog 
Follow us on Twitter 
Visit us on Facebook