Analysis of power consumption and delay of an inverter circuit using TMJLSRG MOSFET for the design of digital integrated circuit
by Surajit Bari; Debashis De
International Journal of Nanoparticles (IJNP), Vol. 10, No. 1/2, 2018

Abstract: This paper represents delay and power analysis of an inverter using a triple-material junctionless surrounding gate MOSFET (TMJLSRG) to design integrated circuit. TCAD tools have been used for the purpose of simulation. The delay and power consumption are the vital design metrics to design the circuit in nano level. In this work, the variation of power consumption has been reported for different values of power supply voltage VDD and channel length. Delay is also reported with respect to VDD .Moreover, power consumption has been reported for the gate engineered device for different ratio of gate length. The results are satisfactory to design low power and high speed digital integrated circuit using TMJLSRG MOSFET.

Online publication date: Wed, 27-Jun-2018

The full text of this article is only available to individual subscribers or to users at subscribing institutions.

 
Existing subscribers:
Go to Inderscience Online Journals to access the Full Text of this article.

Pay per view:
If you are not a subscriber and you just want to read the full contents of this article, buy online access here.

Complimentary Subscribers, Editors or Members of the Editorial Board of the International Journal of Nanoparticles (IJNP):
Login with your Inderscience username and password:

Username:        Password:          Forgotten your password?

Want to subscribe?
A subscription gives you complete access to all articles in the current issue, as well as to all articles in the previous three years (where applicable). See our Orders page to subscribe.

If you still need assistance, please email subs@inderscience.com